DESIGN OF LOW POWER CARRY SKIP ADDER USING DTCMOS
نویسندگان
چکیده
منابع مشابه
Design of Optimal Carry Skip Adder and Carry Skip BCD Adder using Reversible Logic Gates
Reversible logic circuits have the ability to produce zero power dissipation which has found its importance in quantum computing, optical computing and low power digital circuits. The study presents improved and efficient reversible logic circuits for carry skip adder and carry skip BCD adder. The performance of the proposed architecture is better than the existing works in terms of gate count,...
متن کاملDesign of Carry Skip Adder Using Han Carlson Adder for Low Power and High Speed VLSI Applications
Adders are the basic building block in the arithmetic circuits. In order to achieve high speed and low power consumption a 32bit carry skip adder is proposed. In the conventional technique, a hybrid variable latency extension is used with a method called as parallel prefix network (Brent-Kung). As a result, larger delay along with higher power consumption is obtained, which is the main drawback...
متن کاملOptimized design of BCD adder and Carry skip BCD adder using reversible logic gates
Abstract: Reversible logic is very essential for the construction of low power, low loss computational structures which are very essential for the construction of arithmetic circuits used in quantum computation, nano technology and other low power digital circuits. In the present paper an optimized and low quantum cost one digit BCD adder and an optimized one digit carry skip BCD adder using ne...
متن کاملLPVM: Low-Power Variation-Mitigant Adder Architecture Using Carry Expedition
Addition is one of the most crucial operation in microprocessors which must be performed within a predefined deadline (critical path). Variation is a phenomenon which negatively affects the performance of this operation. This paper proposes a new Low-Power Variation-Mitigant (LPVM) adder design using intrinsic behavior of addition operation. The LPVM approach drastically decrease the probabilit...
متن کاملHigh Performance Carry Skip Adder Implementing Using Verilog-HDL
In this paper, we present a carry skip adder (CSKA) structure that has a higher speed yet lower energy consumption compared with the conventional one. The speed enhancement is achieved by applying concatenation and incrementation schemes to improve the efficiency of the conventional CSKA (Conv-CSKA) structure. In addition, instead of utilizing multiplexer logic, the proposed structure makes use...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal on Smart Sensing and Intelligent Systems
سال: 2017
ISSN: 1178-5608
DOI: 10.21307/ijssis-2017-252